

# Hardware-assisted Security: From Trust Anchors to Meltdown of Trust


Ahmad-Reza Sadeghi

Technische Universität Darmstadt &

Intel Collaborative Research Institute for Collaborative & Resilient Autonomous Systems




# Historical Overview: Deployed Systems




Computer security  
Mobile security  
Smart card security

# Deployed HW-Assisted Security Technologies



# Deployed HW-Assisted Security Technologies



Fantastic



Sad



Very Sad




Complicated?




Total Disaster

# Historical Overview: Research



# HW-Assisted Security Technologies: Research



Fantastic



Almost Optimistic



Sad



Complicated?




Total Disaster

# We Need Change of Culture!




I WON'T BE IMPRESSED  
WITH TECHNOLOGY  
UNTIL I CAN  
DOWNLOAD **FOOD.**

# Today's Systems: Attack Surface






# Goal: Self-Contained Security



# Intrinsic Security Primitives: The PUF Myth



# Physically Unclonable Functions (PUFs)



## Inherently Unclonable

Due to unpredictable randomness during manufacturing of tag



## Infeasible to predict


Challenge/response behavior is pseudo-random



## Tamper-evident

Tampering with the PUF hardware changes challenge/response behavior

# SELECTED PUFs




- Memory-based PUFs
- Delay-based PUFs
- Other PUFs

# PUFs: Main Categories

## Memory-based PUFs


- SRAM PUF**  
[Guajardo et al., CHES'07]  
[Holcomb et al., RFIDSec'07]
- Flip-Flop PUF**  
[Kumar et al., WiSec'08]
- DRAM PUF**  
[Rosenblatt et al., SSC'13]
- Row Hammer-PUF**  
[Schaller et al., HOST'17]



The output is based on the state of memory cells after a power cycle


## Delay-based PUFs

- Arbiter PUF & RO-PUF**  
[Gassend et al., CCS'02]
- Feed-Forward A-PUF**  
[Lee et al., VLSIC'04]
- XOR A-PUF**  
[Suh et al., DAC'07]
- Lightweight PUF**  
[Majzoobi et al., ICCAD'08]




The output determined by the faster path

# Example: Arbiter PUF



Pair of identically designed delay lines

- Ideally both paths have the same delay
- Arbiter determines signal arrives first
- Challenge dependent switches
- Different delay paths by switches



Manufacturing variations affect delay lines

- Either of the two paths will be faster
- One bit response at signal arrival

# How Good are PUFs in Practice?



# PUF Security in Practice

## Memory-based PUFs

### SRAM PUF

[Guajardo et al., CHES'07]  
[Holcomb et al., RFIDSec'07]

1	0	1	/	0	1
0	0	1	0	/	/
1	1	/	1	0	0
1	0	0	0	0	/
0	1	0	1	/	1
0	/	/	0	0	/

### Physical Attacks

[Oren et al., CHES'13]  
[Helfmeier et al., HOST'13]




## Delay-based PUFs

### Arbiter PUF

[Gassend et al., CC'04]

Linear Behavior!



### Modeling Attacks

[Lee et al., VLSIC'04]



### XOR A-PUF

[Suh et al., DAC'07]

Add non-linear functions



### Modeling Attacks


[Ruhrmair et al., CCS'10]  
[Becker, CHES'15]



### Memristor A-PUF

[Suh et al., DAC'15]

Add non-linear components



### Physical Attacks

[Merli et al., WESS'11]  
[Tajik et al., CHES'14]  
[Ruhrmair et al., CHES'14]





## SELECTED ATTACKS & ANALYSIS

2004

**ML-Modeling Attack (A-PUF)**

[Lee et al., VLSIC'04]

2008

**ML-Modeling Attack (FF A-PUF)**

[Majzoobi et al., ITC'08]

2010-2012

**ML-Modeling Attack delay-based PUFs**

[Ruhmair et al., CCS'10]

**Formal Security Model**

[Armknrecht et al., S&P 2011]

**PUFs: Myth, Fact or Busted?**

[Katzenbeisser et al., CHES'12]

**Semi-Invasive EM Attack (RO-PUF)**

[Merli et al., WESS'11]

2013

**Semi-Invasive Attack on PUFs**

[Nedospasov et al., FDTC'13]

**Cloning SRAM PUF**

[Helfmeier et al., HOST'13]

**Rémanence Decay SCA (SRAM PUF)**

[Oren et al., CHES'13]

**Noise SCA (A-PUF)**

[Delvaux et al., HOST'13]

2014

**Photon Emission Analysis (A-PUF)**

[Tajik et al., CHES'14]

**ML-Modeling Attack (Bistable Ring PUF)**

[Hesselbarth et al., TRUST'14]

**Hybrid Modeling Attacks (Current-based PUF)**

[Kumar et al., ICCD'14]

**Power&Timing SCA (A-PUF)**

[Ruhmair et al., CHES'14]

2015-2018

**Reliability-based ML-Modeling Attack (XOR A-PUF)**

[Becker, CHES'15]

**Unified Security Model for PUFs**

[Armknrecht et al., CT-RSA 2016]

**ML-Modeling Attack (Bistable Ring PUF)**

[Ganji et al., CHES'16]

**ML-Modeling Attack on non-linear PUFs**


[Vijaykumar et al., HOST'16]

**Hammering RH-PUF**

[Zeitouni et al., DAC'18]

# Example: Arbiter PUF

Goal: Recovering the values of the wire delays inside the switch boxes



**Physical Attacks**  
 (Semi-invasive/Side-channel)



CRPs  $\approx 10^2$



**Modeling Attacks**  
 (Machine Learning)




CRPs  $\approx 10^3 - 10^6$

# Arbiter PUF on a Complex Programmable Logic Device (CPLD): Backside View


Placement of  
an Arbiter PUF  
with 8 switches




# Physical Attacks: Example: [Tajik et al., CHES'14]



# Physical Attacks: Example: [Tajik et al., CHES'14]



# Physical Attacks: Example: [Tajik et al., CHES'14]











# Physical Attacks: Example: [Tajik et al., CHES'14]




C	0x00	0x01	0x02	0x04	0x08	0x10	0x20	0x40	0x80
$W_u$	$v_1$	$v_2$							
$W_l$	$u_1$	$u_2$							

# Physical Attacks: Example: [Tajik et al., CHES'14]




C	0x00	0x01	0x02	0x04	0x08	0x10	0x20	0x40	0x80
$W_u$	$v_1$	$v_2$							
$W_l$	$u_1$	$u_2$							

# Physical Attacks: Example: [Tajik et al., CHES'14]




C	0x00	0x01	0x02	0x04	0x08	0x10	0x20	0x40	0x80
$W_u$	$v_1$	$v_2$							
$W_l$	$u_1$	$u_2$							

# Physical Attacks: Example: [Tajik et al., CHES'14]




C	0x00	0x01	0x02	0x04	0x08	0x10	0x20	0x40	0x80
$W_u$	$v_1$	$v_2$							
$W_l$	$u_1$	$u_2$							

# Physical Attacks: Example: [Tajik et al., CHES'14]



C	0x00	0x01	0x02	0x04	0x08	0x10	0x20	0x40	0x80
$W_u$	$v_1$	$v_2$							
$W_l$	$u_1$	$u_2$							

# Physical Attacks: Example: [Tajik et al., CHES'14]



C	0x00	0x01	0x02	0x04	0x08	0x10	0x20	0x40	0x80
$W_u$	$v_1$	$v_2$							
$W_l$	$u_1$	$u_2$							

# Beyond CMOS-based PUFs

CMOS-based PUFs exhibit linear behavior => vulnerable to machine learning

One Solution: Add components with non-linear behavior to complicate/escape machine learning attacks, e.g.,  
Memristors



# Memristors $\infty$ $\vdash$

- A resistor that changes its resistance as voltage is applied
- Applications:
  - Oscillators
  - Learners (Neural Networks)
  - Memories
  - PUFs!
- The top (bottom) figure shows Current-Voltage characteristics of a memristor (resistor)







# CMOS-based APUF vs. Memristor-based APUF



# CMOS-based APUF vs. Memristor-based APUF



CMOS-based  
 Arbiter PUF:  
 Voltage at the  
 upper path




Memristor-based  
 Arbiter PUF:  
 Voltage at the  
 upper path

# Conclusion


- Many PUF designs, no unified security model
- Several successful attacks
  - Non-destructive physical attacks
  - Modeling attacks
- Designing secure PUFs is challenging?
  - What are the costs?
- PUFs based on advanced memory technologies
  - E.g., Memristors

# Our Current Work: Framework for Evaluation of Memristor-based PUFs

# Framework for Evaluation of Memristor-based PUFs




# Integrated Security Devices: The TPM Promise




# Trusted Computing

- Authenticated Boot and Attestation



# Trusted Computing

- Authenticated Boot and Attestation




Example: IBM Integrity Measurement Architecture (IMA)



# Trusted Computing

- Authenticated Boot and Attestation



# Summary: TPM-based Trusted Computing


## TPM assumptions and shortcomings

- Binary hashes express trustworthiness of code
  - Runtime attacks (e.g., code reuse) undermine this assumption
- Unforgeability of measurements
  - TPM 1.2 uses deprecated SHA1
- Protection against software attacks only
  - Hardware attacks on TPM

# Our Current Work: Control-Flow Attestation

# Ongoing Work: Towards Run-time Attestation

- Control Flow Attestation [Davi et al, CCS 2016 & DAC 2017]




# Trusted Execution Environment (TEE)



# ARM TrustZone

## Assumptions:

- Apps in Secure World are trustworthy
- Normal World cannot influence Secure World



IMEI: International Mobile Equipment Identifier

# ARM TrustZone

## Assumptions:


- Apps in Secure World are trustworthy
- Normal World cannot influence Secure World

- Subsidy Lock
- IMEI Protection

- iOS
- Device Encryption
  - Touch ID, Apple Pay

- Android
- Full-Disk Encryption (FDE)
  - Samsung KNOX
    - Secure-I/O, Attestation
    - Real-time Kernel Protection (TIMA)

- DRM
- Netflix
  - Spotify
  - Widevine




IMEI: International Mobile Equipment Identifier

# ARM TrustZone

## Assumptions:

- Apps in Secure World are trustworthy
- Normal World cannot influence Secure World




IMEI: International Mobile Equipment Identifier



# ARM TrustZone

## Assumptions:

- Apps in Secure World are trustworthy
- Normal World cannot influence Secure World




IMEI: International Mobile Equipment Identifier

# Summary: ARM TrustZone


- ARM TrustZone – Outdated?
  - Deployed for almost two decades
- Trusted computing for vendors and friends only
  - No access for app developer
- Many attacks have been shown over the last years
  
- On the positive side
  - Secure I/O

# Our Current Work: “Arbitrary” Number of TEEs in Normal World on ARM TZ


# Intel Software Guard Extensions (SGX)




# Intel Software Guard Extensions (SGX)



# SGX (Adversary) Model



# SGX (Adversary) Model




# Run-time Attacks Inside the Enclave






# SGX SDK and The Guard's Dilemma




[Biondo et al., USENIX Sec. 2018]

# SGX SDK and The Guard's Dilemma




[Biondo et al., USENIX Sec. 2018]

# SGX SDK and The Guard's Dilemma




[Biondo et al., USENIX Sec. 2018]

# SGX SDK and The Guard's Dilemma




[Biondo et al., USENIX Sec. 2018]

# SGX SDK and The Guard's Dilemma




[Biondo et al., USENIX Sec. 2018]

# SGX SDK and The Guard's Dilemma




[Biondo et al., USENIX Sec. 2018]

# Leakage in Intel's SGX



# Page Fault Attacks on SGX

Granularity: page 4K, good for big data structures



EPC: Enclave Page Cache


PT: Page Tables

PF: Page-Fault



# Page Fault Attacks on SGX

Granularity: page 4K, good for big data structures




EPC: Enclave Page Cache

PT: Page Tables

PF: Page-Fault

# Page Fault Attacks on SGX

Granularity: page 4K, good for big data structures



EPC: Enclave Page Cache

PT: Page Tables


PF: Page-Fault

# Page Fault Attacks on SGX

Grant

Original


Recovered



OS

CPU

RAM







[Xu et al., IEEE S&P'15]

EPC: Enclave Page Cache

PT: Page Tables


PF: Page-Fault

# Page Fault Attacks on SGX


Grant	Original	Recovered
		
OS	Single-trace RSA key recovery from RSA key generation procedure of Intel SGX SSL via controlled-channel attack on the binary Euclidean algorithm (BEA)	
CPU	[Weiser et al., AsiaCCS'18]	
RAM		
	[Xu et al., IEEE S&P'15]	

EPC: Enclave Page Cache  
 PT: Page Tables  
 PF: Page-Fault


# Cache Attacks on SGX: Hack in The Box



# Cache Attacks on SGX: Hack in The Box



# Cache Attacks on SGX: Hack in The Box




# Side-Channel Attacks Basics: Prime + Probe




# Cache-based Side-Channel Attacks

## Prime + Probe




# Cache-based Side-Channel Attacks

## Prime + Probe




# Cache-based Side-Channel Attacks

## Prime + Probe




# Cache-based Side-Channel Attacks

## Prime + Probe




# Cache-based Side-Channel Attacks

## Prime + Probe



# Side-Channel Attacker Challenge: Noise


- “Classical” scenario: unprivileged attacker
- OS\* is not collaborating with the attacker
  - OS can directly access process memory containing the victim’s secret
  - System operates normally, impacting the caches (process scheduling, context switches, interrupts, etc.)



\*OS: Operating System and any other privileged system software

# Side-Channel Attacker Challenge: Noise


- “Classical” scenario: unprivileged attacker
- OS\* is not collaborating with the attacker
  - OS can directly access process memory containing the victim’s secret
  - System operates normally, impacting the caches (process scheduling, context switches, interrupts, etc.)



\*OS: Operating System and any other privileged system software

# Side-Channel Attacker Challenge: Noise

- “Classical” scenario: unprivileged attacker
- OS\* is not collaborating with the attacker
  - OS can directly access process memory containing the victim’s secret
  - System operates normally, impacting the caches (process scheduling, context switches, interrupts, etc.)




\*OS: Operating System and any other privileged system software



# Side-Channel Attacker Challenge: Noise


- “Classical” scenario: unprivileged attacker
- OS\* is not collaborating with the attacker
  - OS can directly access process memory containing the victim’s secret
  - System operates normally, impacting the caches (process scheduling, context switches, interrupts, etc.)



\*OS: Operating System and any other privileged system software

# Side-Channel Attacker Challenge: Noise


- “Classical” scenario: unprivileged attacker
- OS\* is not collaborating with the attacker
  - OS can directly access process memory containing the victim’s secret
  - System operates normally, impacting the caches (process scheduling, context switches, interrupts, etc.)



\*OS: Operating System and any other privileged system software


# Side-Channel Attacker Challenge: Noise

- “Classical” scenario: unprivileged attacker
- OS\* is not collaborating with the attacker
  - OS can directly access process memory containing the victim’s secret
  - System operates normally, impacting the caches (process scheduling, context switches, interrupts, etc.)




\*OS: Operating System and any other privileged system software


# Cache Attacks on SGX




# Cache Attacks on SGX




# Cache Attacks on SGX



# Cache Attacks on SGX




# Cache Attacks on SGX





# Cache Attacks on SGX




# SGX Side-Channel Attacks Comparison

	Attack Type	Observed Cache	Interrupting Victim	Cache Eviction Measurement	Attacker Code	Attacked Victim
<i>Lee et al.</i>	Branch Shadowing	BTB / LBR	Yes	Execution Timing	OS	RSA & SVM classifier
<i>Moghimi et al.</i>	Prime + Probe	L1(D)	Yes	Access timing	OS	AES
<i>Götzfried et al.</i>	Prime + Probe	L1(D)	No	PCM	OS	AES
<i>Our Attack</i>	Prime + Probe	L1(D)	No	PCM	OS	RSA & Genome Sequencing
<i>Schwarz et al.</i>	Prime + Probe	L3	No	Counting Thread	Enclave	AES


PCM: Performance Counter Monitor    BTB: Branch Target Buffer    LBR: Last Branch Record

# Our Attack [Brasser et al., WOOT'17]




PCM: Performance Counter Monitor  
SMT: Simultaneous Multithreading  
APIC: Advanced Programmable Interrupt Controller

# Our Attack [Brasser et al., WOOT'17]



PCM: Performance Counter Monitor  
SMT: Simultaneous Multithreading  
APIC: Advanced Programmable Interrupt Controller

# Our Attack [Brasser et al., WOOT'17]




PCM: Performance Counter Monitor  
SMT: Simultaneous Multithreading  
APIC: Advanced Programmable Interrupt Controller

# Our Attack [Brasser et al., WOOT'17]




Modified Linux scheduler to exclude one core (two threads) from assigning task

- Attacker assigns victim enclave to first SMT thread
- Attacker assigns Prime+Probe code to second SMT thread




Core 0



Core n


PCM: Performance Counter Monitor  
SMT: Simultaneous Multithreading  
APIC: Advanced Programmable Interrupt Controller

# Our Attack [Brasser et al., WOOT'17]



PCM: Performance Counter Monitor  
SMT: Simultaneous Multithreading  
APIC: Advanced Programmable Interrupt Controller


# Our Attack [Brasser et al., WOOT'17]



PCM: Performance Counter Monitor  
SMT: Simultaneous Multithreading  
APIC: Advanced Programmable Interrupt Controller




# Our Attack [Brasser et al., WOOT'17]




PCM: Performance Counter Monitor  
SMT: Simultaneous Multithreading  
APIC: Advanced Programmable Interrupt Controller

# Our Attack [Brasser et al., WOOT'17]




PCM: Performance Counter Monitor  
SMT: Simultaneous Multithreading  
APIC: Advanced Programmable Interrupt Controller

# Our Attack [Brasser et al., WOOT'17]




PCM: Performance Counter Monitor  
SMT: Simultaneous Multithreading  
APIC: Advanced Programmable Interrupt Controller


# Spatial vs. Temporal Resolution




# Spatial vs. Temporal Resolution




# Spatial vs. Temporal Resolution



# Spatial vs. Temporal Resolution




# Spatial vs. Temporal Resolution







# Spatial vs. Temporal Resolution




# Spatial vs. Temporal Resolution




# Spatial vs. Temporal Resolution



# Spatial vs. Temporal Resolution




# Spatial vs. Temporal Resolution



# Our Attack Use-Cases

Extracting 2048-bit RSA  
decryption key




[arXiv:1702.07521]


Extracting genome sequences



# Genome Sequencing




# Genome Sequencing





# Genome Sequencing



# Genome Sequencing

Attacker's goal: Identify k-mer sequences in the input string, allowing the identification of individuals

Genome Analysis Enclave (e.g. PRIMEX)

Encrypted Genome Sequence  

 TTGACCCACTGAATCACGTCTG...

## Pre-processing

- Split input into sub-sequences (k-mer)
- Store k-mer positions in hash-table

## Analysis

- Statistical analysis, e.g., to identify correlation in the data



Observe hash-table


ATCGATCGATCG...

# Human Genome


- Nucleobases
  - Adenine (A)
  - Cytosine (C)
  - Guanine (G)
  - Thymine (T)
- Microsatellite
  - Forensic analysis
  - Genetic fingerprinting
  - Kinship analysis

```
TTGACCCACTGAATCACGTCTGACCGCGCGTACGCGG
TCACTTGCGGTGCCGTTTTCTTTGTTACCGACGACCG
ACCAGCGACAGCCACCGCGCGCTCACTGCCACCAAAA
GAGTCATATCGATCGATCGATCGATCGATCGATCGAT
CGATCGATCGATCGATCGATCGATCGATCGATCGATCATCA
CAGCCGACCAGTTTCTGGAACGTTCCCGATACTGGAA
CGGTCCATAATGCAGTATCCCACCCTCCTTCCATCGAC
GCCAGTCGAATCACGCCGCCAGCCACCGTCCGCCAGC
CGGCCAGAATACCGATGACTCGGCGGTCTCGTGTCGG
TGCCGGCCTCGCAGCCATTGTA CTGGCCCTGGCCGCA
GTGTCGGCTGCCGCTCCGATTGCCGGGGCGCAGTCCG
CCGGCAGCGGTGCGGTCTCAGTACCATCGGCGACGT
GGACGTCTCGCCTGCGAACCCAACCACGGGCACGCAG
GTGTTGATCACCCCGTCGATCAACA ACTCCGGATCGG
CAAGCGGGTCCGCGCGCGTCAACGAGGTCACGCTGCG
CGGCGACGGTCTCCTCGCAACGGAAGACAGCCTGGGG
```


# Genome Preprocessing




# Genome Preprocessing




# Genome Preprocessing



# Genome Preprocessing



# Genome Preprocessing




- Hash table access pattern
  - Hash table entry 8 bytes
  - Cache line size 64 bytes
  - Collisions
- Genome unstructured
- Microsatellites structured

```

TTGACCCACTGAATCACGTCTGACCGCGCGTACGCGGTCACCTTGC
GGTGCCGTTTTCTTTGTTACCGACGACCGACCAGCGACAGCCACC
GCGCGCTCACTGCCACCAAAGAGTCAT ATCGATCGATCGATCGA
TCGATCGATCGATCGATCGATCGATCGATCGATCGATCGATCGAT
CATCACAGCCGACCAGTTTCTGGAACGTTCCCGATACTGGAACGG
TCCTAATGCAGTATCCCACCCTCCTTCCATCGACGCCAGTCGAAT
CACGCCGCCAGCCACCGTCCGCCAGCCGGCCAGAATACCGATGAC
TCGGCGGTCTCGTGTCTGGTGCCGGCCTCGCAGCCATTGTA CTGGC
CCTGGCCGCAGTGTCTGGCTGCCGCTCCGATTGCCGGGGCGCAGTC
CGCCGGCAGCGGTGCGGTCTCAGTCACCATCGGCGACGTGGACGT
CTCGCCTGCGAACCAACCACGGGCACGCAGGTGTTGATCACCCC
    
```




# Microsatellites and Processed k-mers



The microsatellite will activate cache lines 2, 4, 5 and 0 repeatedly


# Genome Sequencing Attack Results

- Monitor cache lines associated to satellite
- High activity in cache lines reveal occurrence of satellite in input string



Activity in all related cache lines

# SGX Side Channels & Defenses




# SGX Specific Side-Channel Defenses Using TSX

- Intel TSX is a hardware mechanism to allow synchronous memory transactions
- TSX is **not** available on all SGX-enable processors

T-SGX: Uses TSX to  
 detect enclave interrupt  
 [Shih et al., NDSS'17]

Cloak: Prime cache before  
 accessing sensitive data  
 [Schuster et al., USENIX 2017]


Déjà Vu : Uses TSX to  
 detect enclave slowdown  
 [Chen et al., AsiaCCS'17]




TSX: Transactional Synchronization Extensions

# General Hardware-based Side-Channel Defenses


Temporal cache isolation



Cache partitioning / coloring




Randomized cache mappings



# General Hardware-based Side-Channel Defenses


Temporal cache isolation



## Problems


- Ineffective on SMT-enabled systems

Cache partitioning / coloring



## Problems

- Frequency analysis for randomization secret



## Problems

- Reduces the amount of cache available to individual software

# General Software-only Side-Channel Defenses


Side-channel resilient  
software design



Monitoring for attack effects



Oblivious execution / ORAM



# General Software-only Side-Channel Defenses

Side-channel resilient software design



## Problems

- Not applicable to all applications
- Manual software hardening required

Monitoring for attack effects



## Problems

- Too inefficient, ORAM metadata needs to be protected as well




## Problems


- Requires privileged entity (not available in SGX model)




```
While(leak) { add_ORAM_layer(); }
```




While(leak) { add\_ORAM\_layer(); }




```
While(leak) { add_ORAM_layer(); }
```




```
While(leak) { add_ORAM_layer(); }
```



```
While(leak) { add_ORAM_layer(); }
```



```
While(leak) { add_ORAM_layer(); }
```



# Summary: SGX – All Problems Solved?

- Side channels more drastic than originally thought
- Current add-on defenses not practical or effective
- Academic research solutions mostly not deployed
- Generic software-only side-channel defenses required
  - No security expertise of enclave developers (no annotations)
  - Hardware extensions/features not available in *all* SGX CPUs




# Our Current Work: Generic Software-only Side-Channel Defenses




# Our Current Work: Software-based Side-Channel Mitigations

[Brasser et al., DR. SGX: Hardening SGX Enclaves against Cache Attacks with Data Location Randomization, ArXiv]




# Our Current Work: Software-based Side-Channel Mitigations

[Brasser et al., DR. SGX: Hardening SGX Enclaves against Cache Attacks with Data Location Randomization, ArXiv]




# Our Current Work: Software-based Side-Channel Mitigations

[Brasser et al., DR. SGX: Hardening SGX Enclaves against Cache Attacks with Data Location Randomization, ArXiv]



# DR.SGX Re-randomization




# Meltdown and Spectre

We're all entitled to  
an occasional  
**Meltdown**



# So, you might have noticed...



# So, you might have noticed...



ARCH The New York Times

 <p>Apple Goes Deeper Into La La Land With Damien Chazelle Project</p>	 <p>Airbnb Names First Independent Board Member</p>	 <p>TECH WE'RE USING Using Drones and Netflix in the Andes, but Sidestepping Google Maps</p>	 <p>The Remote Control, Control: Why à la Car Is Too Much for a Tre</p>
---	--	---	--

**TECHNOLOGY**

## Researchers Discover Two Major Flaws in the World's Computers

[查看简体中文版](#) | [查看繁體中文版](#) | [Leer en español](#)

By CADE METZ and NICOLE PERLROTH JAN. 3, 2018  

# So, you might have noticed...



ARCH The New York Times

 <p>Apple Goes Deeper Into La La Land With Damien Chazelle Project</p>	 <p>Airbnb Names First Independent Board Member</p>	 <p>TECH WE'RE USING Using Drones and Netflix in the Andes, but Sidestepping Google Maps</p>
---	--	---

TECHNOLOGY

## Researchers Discover Two Major Flaws in the World's

[查看简体中文版](#) | [查看繁体中文版](#) | [Leer en español](#)

By CADE METZ and NICOLE PERLROTH JAN. 3, 2018


Summer School on real-world crypto and privacy, Šibenik (Croatia), June 11

## the INQUIRER

Artificial Intelligence | Internet of Things | Open Source | Hardware | Software

### Intel, ARM and AMD all affected by security-bypassing, kernel-bothering CPU bugs

Fixes exist but it looks like fundamental processor designs are borked



Intel, ARM and AMD all affected by Meltdown and Spectre security-bypassing CPU design flaw

MELTDOWN COULD BE IMMINENT for the central processor unit (CPU) world as **the security flaw that affects Intel chips** has been found to blight other slices of silicon.




# So, you might have noticed...



MELTDOWN COULD BE IMMINENT for the central processor unit (CPU) world as **the security flaw that affects Intel chips** has been found to blight other slices of silicon.

# So, you might have noticed...



Meltdown and Spectre: 'worst ever' CPU bugs affect virtually all computers



Intel, ARM and AMD all affected by Meltdown and Spectre security-bypassing CPU design flaw

MELTDOWN COULD BE IMMINENT for the central processor unit (CPU) world as the security flaw that affects Intel chips has been found to blight other slices of silicon.

# Three Attacks

- CVE-2017-5754 (aka. *Meltdown*)
  - Exploits rogue data-cache loads **during speculative execution**
- CVE-2017-5753 (aka. *Spectre*)
  - Exploits bounds-check bypasses **during speculative execution**
- CVE-2017-5715 (aka. *Spectre*)
  - Exploits branch-target injection **during speculative execution**

# ~~Intel Inside~~ Bug inside *Speculative Execution!*

# Speculative Execution? Sounds fishy..

*And what is a processor anyways?*

**Input:**

**Data:**

17

42

**Code:**


READ 0xA

READ 0xB

ADD


WRITE 0xA

**Processor:**




# Speculative Execution? Sounds fishy..

*And what is a processor anyways?*




# Speculative Execution? Sounds fishy..

*And what is a processor anyways?*



# Speculative Execution? Sounds fishy..


*And what is a processor anyways?*






# Speculative Execution? Sounds fishy..

*And what is a processor anyways?*




# Speculative Execution? Sounds fishy..

*And what is a processor anyways?*




# Speculative Execution? Sounds fishy..

*And what is a processor anyways?*




# Some operations are SLOOOOOOW

- Two read operations can easily stall the CPU for more than 100ns
- An integer addition takes two orders of magnitude less time (~1ns)
- So, in the time domain the execution looks like this:
- **Processor does *NOTHING* for 100ns!**




# Optimizing for Performance..

## Instruction Stream:




## Out-of-Order Execution:




# Optimizing for Performance..

## Instruction Stream:




## Out-of-Order Execution:





# Optimizing for Performance..

## Instruction Stream:




## Out-of-Order Execution:





# Optimizing for Performance..

## Instruction Stream:




## Out-of-Order Execution:






# Optimizing for Performance..

## Instruction Stream:




## Out-of-Order Execution:





# Optimizing for Performance..

## Instruction Stream:




## Out-of-Order Execution:




**To Boost Performance Modern Processors Execute Instructions *Out-of-Order!***

# ..what if it does not work?

## Instruction Stream:




## Out-of-Order Execution:





# ..what if it does not work?

## Instruction Stream:




## Out-of-Order Execution:




# ..what if it does not work?

## Instruction Stream:




## Out-of-Order Execution:




# ..what if it does not work?

## Instruction Stream:




## Out-of-Order Execution:





# ..what if it does not work?

## Instruction Stream:




## In Order Execution:



**Only *correct* optimizations are committed!**

# *Out-of-Order vs. Speculative Execution*


- If the instruction that is re-ordered is a **branching instruction**, the resulting Out-of-Order stream is called *Speculative Execution*




- Many processors **do not** optimize this
- Bigger processors invest a lot of work into optimizing branches!
- Simple optimization:
  - Always execute both branches
  - *only commit the correct one*




# What could possibly go wrong?




# What could possibly go wrong?




# What could possibly go wrong?




# What could possibly go wrong?



# What could possibly go wrong?



# What could possibly go wrong?




# What could possibly go wrong?

## OoO-Processor:

Cache:				
0x70:	00	00	00	00
0x74:	00	00	00	00
0x78:	00	00	00	00
0x7C:	1F	20	2A	2B




Code:	
MOV \$ebx, [0x8]	
TEST \$ebx, \$ebx	
JE Code	
MOV 0x70, [0x70+\$ebx]	



OS Memory:				
0A	0B	0C	0D	:0x0
0E	0F	10	1A	:0x4
00	00	00	0C	:0x8
1F	20	2A	2B	:0xC

User Memory:				
0A	0B	0C	0D	:0x70
0E	0F	10	1A	:0x74
1B	1C	1D	1E	:0x78
1F	20	2A	2B	:0x7C



**Rollback!**



Access  
not allowed,  
stupid!

# What could possibly go wrong?

## OoO-Processor:

Cache:				
0x70:	00	00	00	00
0x74:	00	00	00	00
0x78:	00	00	00	00
0x7C:	1F	20	2A	2B




Code:	
MOV \$ebx, [0x8]	
TEST \$ebx, \$ebx	
JE Code	
MOV 0x70, [0x70+\$ebx]	



OS Memory:				
0A	0B	0C	0D	:0x0
0E	0F	10	1A	:0x4
00	00	00	0C	:0x8
1F	20	2A	2B	:0xC

User Memory:				
0A	0B	0C	0D	:0x70
0E	0F	10	1A	:0x74
1B	1C	1D	1E	:0x78
1F	20	2A	2B	:0x7C




OS memory is none of your business!

**EXCEPTION**



# What could possibly go wrong?



# What could possibly go wrong?

Cache:				
0x70:	00	00	00	00
0x74:	00	00	00	00
0x78:	00	00	00	00
0x7C:	1F	20	2A	2B

[FLUSH+RELOAD]

- well well what do we have here..
- Memory access happened at 0x7C
- Actually, my start address was 0x70
- The value at 0x8 must have been:

$$0x7C - 0x70 = 0x0C!$$

OS Memory:				
0A	0B	0C	0D	:0x0
0E	0F	10	1A	:0x4
00	00	00	0C	:0x8
1F	20	2A	2B	:0xC

User Memory:				
0A	0B	0C	0D	:0x70
0E	0F	10	1A	:0x74
1B	1C	1D	1E	:0x78
1F	20	2A	2B	:0x7C

